

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/003,180	10/30/2001	Heon-Deok Park	9898-197	4103
759	90 10/20/2004		EXAM	INER
MARGER JOHNSON & McCOLLOM, P.C.			KERVEROS, JAMES C	
1030 S.W. Morr Portland, OR			ART UNIT	PAPER NUMBER
		•	2133	
			DATE MAILED: 10/20/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)	01
Office Astion Comment	10/003,180	PARK ET AL.	· 1/C 0
Office Action Summary	Examiner	Art Unit	
	JAMES C KERVEROS	2133	
The MAILING DATE of this communicatio Period for Reply	n appears on the cover sheet with	the correspondence addres	S
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICAT! - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati. - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ION. FR 1.136(a). In no event, however, may a repon. , a reply within the statutory minimum of thirty (period will apply and will expire SIX (6) MONThe statute, cause the application to become ABAI	ly be timely filed 30) days will be considered timely. AS from the mailing date of this community NDONED (35 U.S.C. § 133).	nication.
Status			
1) Responsive to communication(s) filed on	28 May 2004.		•
	This action is non-final.		
3) Since this application is in condition for al closed in accordance with the practice un	•	• •	rits is
Disposition of Claims			
4) ☐ Claim(s) 1-20 is/are pending in the applic 4a) Of the above claim(s) is/are wit 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and subject to	thdrawn from consideration.		
Application Papers			
9) ☐ The specification is objected to by the Exact 10) ☑ The drawing(s) filed on 30 October 2001 is Applicant may not request that any objection to Replacement drawing sheet(s) including the country. ☐ The oath or declaration is objected to by the specific of the speci	s/are: a)⊠ accepted or b)□ obj to the drawing(s) be held in abeyanc correction is required if the drawing(s	e. See 37 CFR 1.85(a).) is objected to. See 37 CFR 1.	
Priority under 35 U.S.C. § 119	·		
12) Acknowledgment is made of a claim for fo a) All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International B * See the attached detailed Office action for	ments have been received. ments have been received in Ap e priority documents have been re sureau (PCT Rule 17.2(a)).	plication No eceived in this National Stag	je
,	·		
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-943) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date 		mmary (PTO-413) Mail Date ormal Patent Application (PTO-152))

Application/Control Number: 10/003,180

Art Unit: 2133

DETAILED ACTION

Page 2

1. Claims 1-20 are pending and are hereby presented for examination, in response to AMENDMENT filed 5/28/2004.

2. The objection to the abstract of the disclosure, for not complying with the proper language and format, is hereby withdrawn, in view of the correction made by the amendment.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Okayasu (US 6157200).

Regarding independent Claims 1, 8, 12, 16, and dependent claims 17-20,

Okayasu discloses a semiconductor device test system and method, Figures 1, 4 and 5, comprising:

A plurality of comparator and driver units, such as an analog comparator group 104 and a driver group 103 in the pin electronics 102, Figure 1, each comparator 104

Art Unit: 2133

and driver unit 103 comprising a driver 103A for driving an input signal from the pattern generator 201 to be applied to a (terminal P) of the DUT, and a comparator 104A configured to compare data output from one or more output pins P of the semiconductor device DUT with a predetermined output signal pattern H and L logic, also shown in Figure 5, which illustrates the pin unit 110 in the FIG. 4. The comparison results by the analog comparator group 104 are sent via response signal transmission lines 302 back to the tester main frame 200, wherein they are logically compared by a logical comparator 203 with expectation patterns (EPD) from the pattern generator 201 to detect a mismatch between them and consequently a failing part.

A plurality of control units, (relay matrix 105) for switching the device groups (103 and 104) connected to respective terminals of the DUT, where each control unit (105) configured to electrically connect a corresponding comparator 104A and driver unit 103A to a pin (terminal P) of the semiconductor device DUT in response to a control signal from a local pin controller 111, wherein pins (P) of the semiconductor device DUT are divided into pin groups corresponding to device groups (103 and 104), where each pin group having K number of pins, and where (K>1) is an integer greater than 1.

A pattern memory (201) for storing the input signal patterns and the output signal patterns expectation patterns (EPD), Figures 1 and 4.

Regarding Claims 2 and 3, Okayasu discloses that each control unit is a multiplexer (relay matrix 105) for switching the device groups that are connected to respective terminals of the DUT having (K>1) of inputs (P), configured to receive control signal via a data bus. The control signal is stored in the register group 111D,

Art Unit: 2133

which is input into the relay control circuit 111F to control the pin electronics 102A and the relay matrix 105 to put them in the state corresponding to the test mode.

Regarding Claims 4-7, 9-11, 13-15, Okayasu discloses output and input pins corresponding to signal RX and TX. A memory, such as pattern memory (201) located in an external device (200) tester main frame, for storing input patterns and output expectation patterns (EPD), Figures 1 and 4.

Response to Arguments

- 4. Applicant's arguments, see pages 7 and 8 under remarks, filed 5/28/2004, with respect to the rejection(s)of claim(s) 1-20 under 35 U.S.C. 102(b) as being anticipated by Conner (US 5794175) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of claims 1-20 rejection under 35 U.S.C. 102(e) as being anticipated by Okayasu (US 6157200).
- 5. In response to applicant's argument, with respect to claimed limitation recited in claims 1 and 8, that Conner does not disclose electrically connecting a corresponding driver and comparator unit to a pin of the DUT, the Examiner agrees with the Applicant's argument. However, under the new grounds of rejection, Okayasu discloses control unit (relay matrix 105) for electrically connecting a corresponding comparator 104A and driver unit 103A to a pin (terminal P) of the semiconductor device DUT using switching action by a control signal from a local pin controller (111).

Art Unit: 2133

The Examiner agrees with the Applicant's argument that Conner does not disclose a memory for output patterns nor input patterns, in claim 12, which recites a broad limitation of "a pattern memory comprising an input pattern memory and an output pattern memory". However, under the new grounds of rejection, Okayasu discloses a pattern memory (201) for storing the input signal patterns and the output signal patterns expectation patterns (EPD), Figures 1 and 4.

The Examiner finds applicant's argument persuasive, with respect to Claim 16, that Conner does not disclose "connecting a pin of the test system to a pin of the semiconductor device (DUT). However, under the new grounds of rejection, Okayasu discloses connecting a pin (terminal P) of the semiconductor device (DUT) through I/O module (113) of the pin unit 110 with RX or TX corresponding to a pin of the test system (200) tester main frame.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

JP 11190761 A, PUB-DATE: July 13, 1999. Waveform inspection device for analyzing defect in semiconductor integrated circuit including the claimed limitations of control units Relays (22, 24); arbitrary test signal driver (35); Response signal comparator (36) and DUT (39). Test signal from several drivers (35) are given to DUT (39) whose response signals are then given to comparator (36) through a relay (24). The testing signals are also output to comparator through relay (22).

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAMES C KERVEROS whose telephone number is (703) 305-1081. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

U.S. PATENT OFFICE

Examiner's Fax: (703) 746-4461 Email: james.kerveros@uspto.gov

Date: 5 October 2004

Office Action: Non-Final Rejection

JAMES C KERVEROS

Examiner Art Unit 2133

GUY J. LAMARRE

PRIMARY EXAMINER